

INTEGRATED DECISION FEEDBACK EQUALIZER AND
CLOCK AND DATA RECOVERY

CROSS-REFERENCE TO RELATED APPLICATION(S)

This application claims the benefit of U.S. Provisional
5 Patent Application No. 60/531,094, filed December 19, 2003,
the disclosure of which is incorporated herein by reference.

This application contains subject matter that is related
to the following commonly owned, co-pending patent
applications: U.S. Patent Application Serial No. 10/774,724,
10 filed February 9, 2004; U.S. Patent Application Serial No.
10/774,725, filed February 9, 2004; and U.S. Patent
Application Serial No. 10/774,965, filed February 9, 2004, the
disclosure of each of which is incorporated herein by
reference.

15 BACKGROUND

Many high speed serial communication systems only
transmit data over the communication media. That is, the
transmitters in communications systems may not transmit a
separate clock signal with the data. Such clock signals could
20 be used by a receiver to efficiently recover data from the
data stream in the signal received via the communication
media.

Consequently, a receiver for a high speed serial
communication system may include a clock and data recovery
25 circuit that produces a clock signal synchronized with the
incoming data stream. For example, the clock and data
recovery circuit may process the incoming data stream to
generate a clock signal at a frequency that matches the
frequency of the data stream. The clock is then used to
30 sample or recover the individual data bits from the incoming
data stream.

FIG. 1 illustrates a portion of a typical receiver that
includes a clock and data recovery circuit ("CDR") 100. The

clock and data recovery circuit 100 utilizes a clock recovery circuit 10 and a retimer 20 to generate recovered data 30. Typically, incoming data 40 is amplified by one or more buffer stages 50 and the clock recovery circuit 10 generates an
5 extracted clock signal 70 that has a phase and/or frequency that is fixed relative to the phase and/or frequency of the incoming amplified data 80.

The clock recovery circuit 10 may comprise a phase lock loop or delay lock loop that aligns the edges of the extracted
10 clock, for example the rising edge, with the transition edges of the incoming data. In this instance the falling edge of the clock is approximately in the middle of the incoming data symbol. In this instance the retimer 20 may comprise, by way of example, a falling edge flip-flop that is triggered to
15 recover the transmitted data on the falling edge of the clock.

In operation, however, bandwidth limitations inherent in many communication media tend to create increasing levels of data distortion in the received signal. For example, band-limited channels tend to spread transmitted pulses. If the
20 width of the spread pulse exceeds a symbol duration, overlap with neighboring pulses may occur, degrading the performance of the receiver. This phenomena is called inter-symbol interference ("ISI"). In general, as the data rate or the distance between the transmitter and receiver increases, the
25 bandwidth limitations of the media tend to cause more inter-symbol interference. Therefore, typical high speed receivers may include an adaptive equalizer, such as, for example, a decision feedback equalizer ("DFE") that may cancel inter-symbol interference.

30 FIG. 2 is a simplified block diagram of a conventional one tap decision feedback equalizer 200 where a summer 210 combines incoming data 220 with a feedback signal 230. A slicer 240 converts the output of the summer (soft decision) to a binary signal. A flip-flop 250 recovers the data from
35 the binary signal in response to a clock 260. A multiplier

270 multiplies the recovered data by an equalization coefficient (typically a negative number) to generate a scaled feedback signal 230 (typically a negative number) that is then combined with incoming data. The equalizer therefore serves
5 to subtract a previous symbol from a current symbol to reduce or eliminate channel induced distortion such as inter-symbol interference.

In conventional receivers the extracted clock from the clock and data recovery circuit drives the flip-flop to
10 recover equalized data. For example, FIG. 3 is a simplified block diagram of a decision feedback equalizer and clock and data recovery circuit based receiver 300. In this receiver incoming data is again amplified by one or more buffer stages 310. A clock recovery circuit 320 generates an extracted
15 clock 330 from the amplified data (D1) and drives the decision feedback equalizer flip-flop 340 that recovers the equalized (D2) data provided by slicer 350.

In the illustrated receiver the clock recovery circuit 320 may align the rising edge of the extracted clock 330 with
20 the transition edge of the amplified data D1. In practice, however, the rising edge of the extracted clock 330 should be aligned with the equalized data (D2) output by the slicer 350 for effective data recovery by flip-flop 340. Therefore, the time delay through summer 360 and slicer 350 should be equal
25 to the time delay through buffer stage(s) 310 to ensure that the input data (D2) and clock signal 330 of flip-flop 340 are aligned to properly recover the equalizer data. Accordingly, conventional receivers typically include delay matching stages (not shown) to adjust the delay through the buffer stage(s)
30 310 to match the delay through summer 360 and slicer 350 to align the binary signal (D2) and extracted clock signal 330.

In high speed applications, the high speed receiver components may require relatively large amounts of current and dissipate relatively large amounts of heat. Moreover, in very
35 high speed CMOS applications (10Gbps, for example), the high

speed components may be implemented using shunt peaking techniques and on-chip spiral inductors. As a result, these components may occupy a relatively large area on the silicon chip. In addition, the use of these components may result in
5 a design with longer interconnect lines and corresponding larger parasitic capacitance. These characteristics may have a negative impact on the performance of the system.

SUMMARY

The invention relates to integrated receiver components
10 such as an integrated decision feedback equalizer and clock and data recovery circuit or components thereof.

In one aspect of the invention, one or more flip-flops and/or latches are shared by a decision feedback equalizer and a clock recovery circuit to provide an integrated decision
15 feedback equalizer and clock and data recovery circuit.

In one aspect of the invention, one or more flip-flops and/or latches are used in retiming operations in a decision feedback equalizer and in phase detection operations in a clock recovery circuit. For example, in one embodiment, the
20 output of a slicer in a decision feedback equalizer drives a pair of flip-flops connected in series. The flip-flops comprise a pair of latches. The outputs of the two flip-flops are used to generate feedback signals for the decision feedback equalizer. In addition, the output of the first
25 flip-flop and the output of each of the latches in the second flip-flop are used to generate signals that drive a charge pump in the clock recovery circuit. In this circuit, the output of the second flip-flop provides the recovered data.

The above embodiment may provide a circuit with fewer
30 high-speed flip-flops as compared to some conventional receivers. As a result, the resulting circuit may advantageously be made smaller and may dissipate less power.

In one aspect of the invention, one or more flip-flops are used in retiming operations in a decision feedback

equalizer and in triwave phase detection operations in a clock recovery circuit. For example, in one embodiment, the output of a slicer in a decision feedback equalizer drives three flip-flops connected in series. The flip-flops comprise a pair of latches. The outputs of the flip-flops are used to generate feedback signals for the decision feedback equalizer. In addition, the output of the first flip-flop, the output of each of the latches in the second flip-flop and the output of the first latch in the third flip-flop are used to generate signals that drive a charge pump in the clock recovery circuit. In this circuit, the output of the third flip-flop provides the recovered data.

In some aspects of the invention, integration techniques as taught herein may be applied to decision feedback equalizers with different numbers of feedback paths. For example, integrated latches may be employed in decision feedback equalizers with one, two or more feedback paths.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other features, aspects and advantages of the present invention will be more fully understood when considered with respect to the following detailed description, appended claims and accompanying drawings, wherein:

FIG. 1 is a simplified block diagram of a clock and data recovery circuit;

FIG. 2 is a simplified block diagram of a decision feedback equalizer;

FIG. 3 is a simplified block diagram of a decision feedback equalizer and a clock recovery circuit;

FIG. 4 is a simplified block diagram of one embodiment of a decision feedback equalizer and a clock recovery circuit constructed in accordance with the invention;

FIG. 5 is a simplified block diagram of one embodiment of a phase detector constructed in accordance with the invention;

FIG. 6 is a simplified block diagram of one embodiment of

an integrated decision feedback equalizer and clock and data recovery circuit constructed in accordance with the invention;

FIG. 7 is a simplified block diagram of one embodiment of a triwave phase detector;

5 FIG. 8 is a simplified block diagram of one embodiment of a triwave phase detector constructed in accordance with the invention;

FIG. 9 is a simplified block diagram of one embodiment of an integrated decision feedback equalizer and clock and data
10 recovery circuit incorporating a triwave phase detector constructed in accordance with the invention;

FIG. 10 is a simplified block diagram of one embodiment of an integrated one tap decision feedback equalizer and clock and data recovery circuit constructed in accordance with the
15 invention;

FIG. 11 is a simplified block diagram of one embodiment of an integrated three tap decision feedback equalizer and clock and data recovery circuit constructed in accordance with the invention;

20 FIG. 12 is a simplified circuit diagram of one embodiment of a shunt peaking (inductive broadbanding) flip-flop;

FIG. 13 is a simplified circuit diagram of one embodiment of a shunt peaking (inductive broadbanding) latch; and

FIG. 14 is a simplified block diagram of one embodiment
25 of an optical communication system.

In accordance with common practice the various features illustrated in the drawings may not be drawn to scale. Accordingly, the dimensions of the various features may be arbitrarily expanded or reduced for clarity. In addition,
30 some of the drawings may be simplified for clarity. Thus, the drawings may not depict all of the components of a given apparatus or method. Finally, like reference numerals denote like features throughout the specification and figures.

DETAILED DESCRIPTION

The invention is described below, with reference to detailed illustrative embodiments. It will be apparent that the invention may be embodied in a wide variety of forms, some of which may be quite different from those of the disclosed
5 embodiments. Consequently, the specific structural and functional details disclosed herein are merely representative and do not limit the scope of the invention.

FIG. 4 illustrates one embodiment of a two tap decision
10 feedback equalizer 410 combined with a clock recovery circuit 420 for a high performance receiver 400. In this embodiment summer 430 combines an incoming data signal 440 with two equalized feedback signals 450A and 450B. A slicer 460 converts the output of the summer (a soft decision data
15 signal) to a binary data signal (D).

In this embodiment, a binary data signal (D) output by the slicer 460 directly drives the data input of flip-flop 470 as well as the clock recovery circuit 420. The clock recovery circuit 420 therefore generates an extracted clock signal 412
20 from the binary signal (D) output by the slicer rather than from the incoming data 440 as may be done in conventional receivers (see FIG. 3).

The clock recovery circuit 420 may align the rising edge of the extracted clock, for example, with transitions in the
25 binary signal (D) output by the slicer 460. Therefore, the illustrated embodiment may maintain the proper timing relationship between the drive data (D) and the clock (e.g., the extracted clock signal 412) for the flip-flop 470 to ensure effective data recovery.

30 In the embodiment of FIG. 4, the clock recovery circuit 420 includes a phase detector 414, a charge pump 416, a loop filter 418 and a voltage controlled oscillator ("VCO") 422. The extracted clock 412 generated by the VCO is fed back to the phase detector 414. The phase detector 414 compares the
35 transition edge of the data signal (D) with an edge of the

extracted clock and generates a corresponding phase error signal that is sent to the charge pump 416. The charge pump 416 produces a current that corresponds to the phase error signal and provides this current to the loop filter 418. The
5 loop filter 418 removes selected undesirable frequency components from the current signal and sends a corresponding voltage signal to the VCO 422. The VCO 422 then adjusts the extracted clock phase according to this voltage signal.

The extracted clock signal 412 output by the clock
10 recovery circuit 420 also is used to clock the decision feedback equalizer flip-flops 470 and 472 that recover the data from the binary signal (D). Specifically, the extracted clock signal 412 is used to clock the binary signal (D) into flip-flop 470. In addition, the extracted clock signal 412
15 clocks the output of flip-flop 470 into flip-flop 472. In this two tap decision feedback equalizer implementation, the output of the second flip-flop 472 generates a recovered data signal 424 that provides equalized data that has been recovered from the incoming data signal 440.

20 In the illustrated embodiment, a multiplier 480A scales the recovered equalized data output by flip-flop 470 by an equalization coefficient (g1) to generate a scaled equalized feedback signal 450A.

Similarly, a multiplier 480B scales the recovered
25 equalized data output from the flip-flop 472 by an equalization coefficient (g2) to generate another scaled equalized feedback signal 450B.

The value of the equalization coefficients depends on the level of inter-symbol interference that is present in the
30 incoming data. Typically the absolute value of an equalization coefficient (usually a negative number) increases with increasing inter-symbol interference. In one embodiment a real time optimization loop (not shown), such as a least mean square optimization loop, monitors the bit error rate of
35 the equalized signal and adjusts the value of the equalization

coefficient in response to changes in the bit error rate.

Summer 430 combines the equalized feedback signals 450A and B (typically negative numbers) with the incoming data 440. The summer therefore subtracts a scaled version of the
5 previous symbols from a current (that is, current, in time) symbol to reduce or eliminate channel induced distortion such as inter-symbol interference. Therefore, in this embodiment, equalized data (i.e. data that has been processed to remove inter-symbol interference) drives the clock recovery circuit
10 420. As a result, the clock recovery circuit 420 may more readily lock onto the binary signal (D) as compared to circuits that lock onto the incoming data 440.

The phase detector may be implemented in various ways. Typically, a phase detector consist of one or more flip-flop(s) and logic gate(s). FIG. 5 illustrates one embodiment
15 of an extended linear phase detector 500 that includes two flip-flops 510 and 520 and an XOR circuit that includes two XOR gates 550 and 560. Since a flip-flop may consist of two latches, the second flip-flop 520 is depicted as two latches
20 530 and 540.

In the embodiment of FIG. 5, the two flip-flops 510 and 520 clock data on the falling edge of the clock 570. The two latches 530 and 540 are clocked by different polarities of the clock signal 570. For example, in the embodiment of FIG. 5,
25 latch 530 samples (i.e., passes) its input signal when the clock signal 570 is high and holds its output signal when the clock signal 570 is low. In contrast, the latch 540 samples when the clock signal 570 is low and holds when the clock signal 570 is high.

30 The XOR circuit generates a pair of phase detector output signals. The data input and data output signals for the first flip-flop 510 provide internal phase detector signals for the first XOR 550. The XOR 550 generates a phase detector output signal P that has a pulse width proportional to data/clock
35 phase error. The data output signal of the first latch 530

and the data output signal of the second latch 540 provide internal phase detector signals for the second XOR 560. The XOR 560 generates a phase detector output signal R that is used as a reference for phase error evaluation.

5 In high-speed applications, the design of phase detector flip-flops (and latches) may be relatively challenging because they operate at a high rate of speed. For example, data delays between and within the flip-flops and latches must be accounted for to ensure that the correct data is being
10 latched. The flip-flop and latch implementation in FIG. 5 may advantageously be used to provide a CMOS phase detector that operates properly at frequencies on the order of 10 GHz.

 A phase detector similar to the one depicted in FIG. 5 is described in U.S. Patent Application No. 10/293,163 filed
15 November 12, 2002, the disclosure of which is incorporated herein by reference. See, for example, FIG. 4 and the accompanying disclosure.

 FIG. 6 illustrates one embodiment of an integrated two tap decision feedback equalizer and clock and data recovery
20 circuit 600. A phase detector 630 in a clock and data recovery circuit 620 incorporates the design of the phase detector 500 of FIG. 5.

 In the embodiment of FIG. 6, the architecture of the receiver includes an integrated phase detector and retimer to
25 reduce the number of high-speed components in the receiver. That is, the CDR phase detector flip-flops (flip-flop 610 and latch pair 612 and 614) also function as DFE retimers. These flip-flops may be shared because in the architecture of FIG. 6 the flip-flops for a CDR phase detector may operate from the
30 same signals (e.g., binary data signal (D) and an extracted clock signal 640) as the flip-flops for a DFE retimer.

 The data outputs signals from the two flip-flops also provide the DFE tap signals for the DFE feedback loop. Specifically, the output signals 660A and 660B are multiplied
35 by equalization coefficients g1 and g2 at multipliers 680A and

680B, respectively, then provided to a summer 650.

As discussed above a slicer 652 digitizes the output of the summer 650 to generate the binary data signal (D) that is provided to the first flip-flop 610. In this embodiment, the
5 output of the second flip-flop provides the recovered data signal 670.

The P and R outputs of the phase detector 630 are fed to a charge pump 690. The charge pump 690 provides a current to a loop filter 692 which provides a voltage signal to VCO 694.
10 The VCO 694 generates the extracted clock signal 640 that clocks the two flip-flops.

Reducing the number of flip-flops in the receiver provides significant advantages, particularly when the flip-flops are high speed flip-flops. In the embodiment of FIG. 6,
15 the DFE high-speed blocks are the summer, limiter and the flip-flops. In the CDR, the high-speed blocks are mainly the VCO and the phase detector flip-flops. The extracted clock signal typically is the fastest signal on the chip (e.g., 10GHz, whereas the fastest data signal may be 10Gbps), and its
20 relatively high load effect may limit the maximum operational speed of the chip. Hence, the elimination of DFE flip-flops may be significant for enabling DFE based receiver functionality at 10Gbps in CMOS technology. Moreover, since each flip-flop consists of two latches, a flip-flop is almost
25 twice as large as a buffer (e.g., a summer, limiter, etc) and may consume twice as much power.

In addition, reducing the number of flip-flops may advantageously impact the implementation of other components in the receiver. For example, since the VCO drives only 2
30 flip-flops in the embodiment of FIG. 6, instead of 4 flip-flops as in FIG. 4, the capacitive loading on the VCO is reduced significantly. Furthermore, since the slicer drives only the phase detector, the slicer sees a smaller capacitive load (as compared to circuits where the slicer drives DFE
35 flip-flop(s) as well) and hence requires less current. As a

result, these components may be made smaller and other design problems associated with a high speed, high current implementation of such components (e.g., noise and shielding) may be reduced or avoided.

5 In summary, the elimination of two high speed flip-flops as provided by the embodiment of FIG. 6 may provide a circuit with smaller silicon die area, shorter interconnect lines (with a corresponding reduction in parasitic components), significantly lower power consumption and other advantages.

10 The above techniques may be applied to other types of phase detectors. FIG. 7 depicts a simplified block diagram of one embodiment of a triwave phase detector. The triwave phase detector includes flip-flops 708, 710 and 712, an XOR circuit 714 and an optional summer circuit 716. In a triwave phase
15 detector, data jitter dependence of the CDR is reduced in comparison to a traditional Hogge detector.

 A description of example operations and implementations of a triwave phase detector is described in the paper: "A 155MHz Clock Recovery Delay- and Phase-Locked Loop," T. Lee
20 and J. Bulzacchelli, IEEE Journal of Solid-State Circuits, vol. SC-27, pp. 1736-46, December 1992, the content of which is incorporated herein by reference.

 As described in the Lee paper, the triwave phase detector generates three outputs U1, U2 and U3 that may be sent to a
25 charge pump. In addition, as shown in Figure 15 of the Lee paper and in FIG. 7, the output stage of the triwave phase detector may include a circuit (e.g., circuit 716) that provides the summation of U1 and U3 minus 2U2.

 FIG. 8 depicts one embodiment of a modified triwave phase
30 detector that accommodates the sharing of flip-flops with the DFE in accordance with the invention. The second flip-flop (falling edge triggered flip-flop 710) in FIG. 7 is replaced in FIG. 8 with a rising edge triggered flip-flop (represented by latches 812 and 816). This transformation of falling edge
35 to rising edge flip-flop enables sharing of DFE flip-flops.

The third flip-flop 712 in FIG. 7 is replaced in FIG. 8 with a single latch 816 (the second latch for this flip-flop may be eliminated for the phase detector).

The flip-flop and the latches provide phase detector
5 input signals for an XOR circuit 828 that generates phase
detector output signals U1, U2 and U3. The U1 phase detector
signal is generated from signals 818 and 820 in a manner
similar to that depicted in FIG. 7. However, in contrast with
FIG. 7, the output signal 822 of latch 812 and the output
10 signal 824 of latch 814 are used to generate U2 in the phase
detector of FIG. 8. In addition, the output signal 824 of
latch 814 and the output signal 826 of latch 816 are used to
generate U3 in FIG. 8 in contrast with the circuit of FIG. 7.
The modified triwave phase detector of FIG. 8 may be used to
15 provide signals U1, U2, and U3 that have waveforms that are be
identical to the waveforms for the triwave phase detector of
FIG. 7.

The flip-flops and latches in the modified triwave phase
detector of FIG. 8 may be shared with a DFE. For example,
20 FIG. 9 depicts one embodiment of a 3 tap DFE that shares 3
flip-flops (flip-flop 912, latch pair 914 and 916, and latch
pair 918 and 920) of a phase detector 910. In this structure,
a total of three high-speed flip-flops may be eliminated as
compared to some conventional approaches.

25 The U1, U2 and U3 output signals of the phase detector
910 are provided to a charge pump 928 in the CDR 930. The
charge pump 928 generates a current to drive loop filter 922
which in turn drives VCO 924. The VCO 924 generates an
extracted clock signal 944 that clocks the flip-flops.

30 Multipliers 932A, 932B and 932C multiply the respective
outputs of the three flip-flops by equalization coefficients
g1, g2 and g3, respectively, to provide feedback signals to
the summer 940. The resulting summed signal is processed by
slicer 942 to generate the input data (D) for the CDR 930. In
35 this embodiment, the output 950 of the third flip-flop (the

output of latch 920) provides the recovered data.

The teachings discussed herein may be implemented in receivers that incorporate various architectures. For example, FIG. 10 illustrates one embodiment of an integrated one tap decision feedback equalizer and clock and data recovery circuit 1000. In the one tap DFE, the output of the first phase detector flip-flop 1010 is multiplied by g1 at multiplier 1012 and only this signal is fed back to the summer 1014. The output of the first flip-flop 1010 also provides the recovered data 1020.

The extracted clock signal 1048 that clocks the two flip-flops (flip-flop 1010 and latch pair 1016 and 1018) is generated by the phase detector 1030, charge pump 1042, loop filter 1044 and VCO 1046 in the CDR 1040 as described above.

In this embodiment, the integration of the DFE and the CDR provides an effective elimination of one flip-flop. This topology may be used with many different phase detectors because it only requires one flip-flop for the DFE. For example, the CDR may incorporate a Hogge phase detector or a binary phase detector.

If a higher order DFE is required, the phase detector of FIG. 10 may provide the first two taps. The remaining taps may be provided by flip-flops in the DFE. For example, FIG. 11 illustrates one embodiment of an integrated three tap decision feedback equalizer and clock and data recovery circuit 1100.

The CDR 1114 operates essentially as discussed above in conjunction with FIG. 10. With the addition of a DFE flip-flop 1112, however, the output of the second flip-flop (the output of latch 1124) provides the data input for the DFE flip-flop 1112 and the extracted clock signal 1126 also clocks the DFE flip-flop 1112. In addition, the output signals from the three flip-flops (flip-flop 1120, latch pair 1122 and 1124 and flip-flop 1112) are fed back to the summer 1110. The output of the DFE flip-flop 1112 provides the recovered data

1116.

Similarly, a receiver with a four tap DFE may incorporate two flip-flops in the phase detector and two additional flip-flops as part of the DFE. In this case, a total of 4 flip-flops would be necessary as opposed to six flip-flops, that may be required if this topology was not used. It should thus be understood that the teachings discussed herein may be incorporated into other multi-tap DFEs.

It should also be appreciated that using the techniques described herein, phase detector structures that do not readily lend themselves to flip-flop and/or latch sharing may, in many cases, be modified to enable such sharing. Moreover, this may be accomplished without compromising the performance of the phase detector. Such a modification is discussed above, for example, in conjunction with the embodiment of FIG. 9.

FIGS. 12 and 13 describe example embodiments of a shunt peaking flip-flop and a shunt peaking latch, respectively, that may be used in a high speed CMOS receiver constructed according to the teachings herein. In these embodiments the flip-flops and latches have differential clock and data inputs and differential data outputs. FIGS. 12 and 13 illustrate that the flip-flop may be constructed of two latches connected in series as discussed above.

FIG. 12 is a schematic of one embodiment of a negative-edge triggered flip-flop based on current controlled CMOS (C³MOS) logic with shunt peaking (e.g., inductive broadbanding) aspects. Additional details of C³MOS logic with inductive broadbanding is described in commonly owned U.S. Patent Application No. 09/610,905, filed July 6, 2000, the disclosure of which is incorporated herein by reference.

The flip-flop of FIG. 12 comprises two latches, a master and a slave, in series. The master latch includes input differential pair M1 1210 and M2 1215, latching devices M3 1220 and M4 1225, clock pair M9 1250 and M10 1255, current

source M14 1270, and series combination loads L1 1281 and R1 1285, and L2 1283 and R2 1290. The slave latch includes input differential pair M5 1230 and M6 1235, latching devices M7 1240 and M8 1245, clock pair M11 1260 and M12 1265, current
5 source M15 1280, and series combination loads L3 1287 and R3 1295, and L4 1291 and R4 1297. Data input signals DIP and DIN are received on lines 1202 and 1207, clock input signals CKP and CKN are received on lines 1209 and 1211, a bias voltage signal BIASN is received on line 1279, and output signals QP
10 (true) and QN (complementary) are provided on lines 1217 and 1219. The power supply signals as shown here as VDD and VSS. Additional details of the operation and construction of these components is provided in U.S. Patent Application No. 10/293,163, filed November 12, 2002.

15 FIG. 13 is a schematic of one embodiment of a latch incorporating inductive broadbanding. The latch includes input differential pair M1 1310 and M2 1315, latching devices M3 1320 and M4 1325, clock pair M5 1350 and M6 1355, current source M7 1370, and series combination loads L1 1381 and R1
20 1385, and L2 1383 and R2 1390. Data input signals DIP and DIN are received on lines 1302 and 1307, clock input signals CKP and CKN are received on lines 1309 and 1311, a bias voltage signal BIASN is received on line 1379, and output signals QP (true) and QN (complementary) are provided on lines 1317 and
25 1319. The power supply signals as shown here as VDD and VSS.

It should be appreciated that other types of flip-flops and latches may be used including for example, bi-polar devices, devices made of GaAs on silicon, or other types of devices. Another embodiment of a flip-flop is described in
30 commonly owned U.S. Patent Application Number 09/784,419, filed February 15, 2002, the disclosure of which is incorporated herein by reference. Alternatively, as with the included schematics, current source loads, p-channel loads operating in their triode regions, or source follower outputs
35 may be used. N-channel metal oxide semiconductor field effect

transistors (MOSFET, or NMOS) are shown but, alternately, as with all the included schematics, p-channel (PMOS) devices may be used.

5 The integrated decision feedback equalizer and clock and data recovery circuits described herein may be integrated into any of a variety of applications. For example, referring to FIG. 14, the described exemplary integrated decision feedback equalizer and clock and data recovery circuit may be incorporated into the optical receiver assembly 1410 of an
10 optical communication system 1400. The optical system 1400 includes an optical transmitter 1420 and an optical fiber network 1430 that carries the optical signal to the optical receiver assembly 1410. Those skilled in the art will appreciate that the teachings of the invention are not limited
15 to a single optical transmitter and receiver or to optical receivers. For example, practical optical communications systems may have one or more optical transmitters as well as one or more optical receivers.

The illustrated receive path includes an optical detector
20 1435, sensing resistor 1440, one or more amplifier(s) 1450, and an integrated decision feedback equalizer and clock and data recovery circuit 1460. The optical detector 1435 may comprise a known prior art optical detector implementation. Such prior art detectors convert incoming optical signals into
25 corresponding electrical output signals that may be electronically monitored.

A transmit path includes, by way of example, one or more gain stage(s) 1470 coupled to an optical transmitter 1475. The gain stage(s) 1470 may have multiple stages, and may
30 receive one or more control signals for controlling various different parameters of the output of the optical transmitter. In one embodiment an analog data source provides an analog data signal that modulates the output of the optical transmitter. In other embodiments, baseband digital
35 modulation or frequency modulation may be used.

In this embodiment, the gain stage(s) 1470 amplify the incoming data signal from the data source according to laser control signals. The amplified data signal, in turn, drives the optical transmitter 1475.

5 The optical transmitter may, for example, be a light emitting diode or a surface emitting laser or an edge emitting laser that operate at high speeds such as 10 Gigabits per second (Gbps) or higher. The optical transmitter 1475 thereby generates an optical data signal that provided to a fiber
10 optic cable 1430.

 The fiber optic cable 1430 carries the optical data signal to the optical detector 1435. In operation, when the transmit optical beam is incident on a light receiving surface area of the optical detector, electron-hole pairs are
15 generated. A bias voltage applied across the optical detector 1435 generates a flow of electric current having an intensity proportional to the intensity of the incident light. In one embodiment, this current flows through sensing resistor 1440, and generates a voltage.

20 The sensed voltage is amplified by the one or more amplifier(s) 1450 and the output of amplifier(s) 1450 drives the integrated decision feedback equalizer and clock and data recovery circuit 1460. As illustrated in FIG. 6, the decision feedback equalizer may include, by way of example, a slicer
25 that generates a binary signal (D) that drives a clock and data recovery circuit. The clock and data recovery circuit generates an extracted clock signal from the binary signal that is then used to retime the equalized data as discussed above.

30 A receiver constructed according to the invention may support various data protocols and data rates. For example, in one embodiment the receiver is a multi-rate SONET/SDH/10GE/FEC receiver that may operate at very high speeds including, for example, 9.953, 10.3125, 10.664 or
35 10.709 Gbps. This receiver includes, in a single chip

solution, an optical equalizer and CDR as discussed above, a linear amplifier, deserializer and other components.

In one embodiment the receiver chip is implemented using CMOS technology. However, the teachings herein are applicable
5 to other types of processes including for example, GaAs, Bi-MOS, Bipolar, etc.

Different embodiments of the invention may include a variety of hardware and software processing components. In some embodiments of the invention, hardware components such as
10 controllers, state machines and/or logic are used in a system constructed in accordance with the invention. In some embodiment of the invention, code such as software or firmware executing on one or more processing devices may be used to implement one or more of the described operations.

15 Such components may be implemented on one or more integrated circuits. For example, in some embodiments several of these components may be combined within a single integrated circuit. In some embodiments some of the components may be implemented as a single integrated circuit. In some
20 embodiments some components may be implemented as several integrated circuits. For example, in one embodiment the integrated DFE and CDR may be implemented on a single receiver chip.

The components and functions described herein may be
25 connected/coupled in many different ways. The manner in which this is done may depend, in part, on whether the components are separated from the other components. In some embodiments some of the connections represented by the lead lines in the drawings may be in an integrated circuit, on a circuit board
30 and/or over a backplane to other circuit boards. In some embodiments some of the connections represented by the lead lines in the drawings may comprise a data network, for example, a local network and/or a wide area network (e.g., the Internet).

35 The signals discussed herein may take several forms. For

example, in some embodiments a signal may be an electrical signal transmitted over a wire while other signals may consist of light pulses transmitted over an optical fiber. A signal may comprise more than one signal. For example, a
5 differential signal comprises two complementary signals or some other combination of signals.

Signals as discussed herein also may take the form of data. For example, in some embodiments an application program may send a signal to another application program. Such a
10 signal may be stored in a data memory.

The components and functions described herein may be connected/coupled directly or indirectly. Thus, in some embodiments there may or may not be intervening devices (e.g., buffers) between connected/coupled components.

15 In summary, the invention described herein generally relates to an improved communications receiver. While certain exemplary embodiments have been described above in detail and shown in the accompanying drawings, it is to be understood that such embodiments are merely illustrative of and not
20 restrictive of the broad invention. In particular, it should be recognized that the teachings of the invention apply to a wide variety of systems and processes. It will thus be recognized that various modifications may be made to the illustrated and other embodiments of the invention described
25 above, without departing from the broad inventive scope thereof. In view of the above it will be understood that the invention is not limited to the particular embodiments or arrangements disclosed, but is rather intended to cover any changes, adaptations or modifications which are within the
30 scope and spirit of the invention as defined by the appended claims.